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Abstract 
Data compression has been proposed for several flight missions as a means of either 
reducing onboard mass data storage, increasing science data return through a bandwidth 
constrained channel, reducing TDRSS access time, or easing ground archival mass storage 
requirement. Several issues arise with the implementation of this technology. These include 
the requirement of a clean channel, onboard smoothing buffer, onboard processing hardware 
and on the algorithm itself, the adaptability to scene changes and maybe even versatility 
to the various mission types. 
This paper gives an overview of an ongoing effort being performed at Goddard Space 
Flight Center for implementing a lossless data compression scheme for space flight. We 
will provide analysis results on several data systems issues, the performance of the selected 
lossless compression scheme, the status of the hardware processor and current development 
plan. 
1 Introduction 
Before implementing a data compression scheme onboard a spacecraft, it is important 
to address issues in the telecommunication channel and the architecture of the data system 
in which it resides. The advanced orbiting systems of the 1990's and beyond will demand 
a communication network which can support a wide range of data rates, complex inter- 
national constellations of space platforms, extensive onboard computer networking and 
possibly cross-support among missions. To meet the requirement of such a network and 
data system, the Consultative Committee for Space Data Systems (CCSDS) has published 
a recommended standard: "Advanced Orbiting Systems, Networks and Data Links: Ar- 
chitectural Specification" [I], to provide descriptions of the architecture of a network and 
data structure recommended for future orbiting platforms. 
An important feature of such a data system is that all sensor data are packetized 
into the hierarchical structure shown in Fig. 1. Sensor data are first encapsulated into 
a CCSDS packet of length up to 216 bytes. It is further multiplexed with other CCSDS 
packets originated from other paths into Multiplexing Protocol Data Unit (MPDU) of fixed 
length. After being padded with error protection bits and other inserted data, the MPDU 
is further assigned a Virtual Channel, and converted into a Virtual Channel Data Unit 
(VCDU). Again, this is a fixed length data unit. 
'Supported in part by NASA under grant NAGW-1406 
PREHMNG PAGE BLANK NOT FlLMED 
https://ntrs.nasa.gov/search.jsp?R=19930016739 2020-03-17T05:36:09+00:00Z
The subsequent stage which takes MPDUs from both single and multiple sources is the 
Virtual Channel Access (VCA). Its output data rate is the fixed link data rate assigned to 
the platform. The VCA may accept inputs from various data sources of variable data rates 
and bandwidths. To provide a constant output data rate from VCA, a smoothing data 
buffer is required and occasionally fill VCDUs are transmitted when the buffer experiences 
data underflow. 
An  efficient lossless data compression scheme will almost always produce variable length 
coded bits. These coded bits will be concatenated to form CCSDS packets, which conse- 
quently will be of variable lengths too. This requires that the multiplexing unit be provided 
with smoothing buffer in order that the output MPDU rate is constant. Associated with 
the selected buffer size, there will also be instances when a fill MPDU is necessary. A filled 
data unit can be regarded as a decrease in the channel utilization or efficiency. 
In the sequel, we will firs: address data system issues related to implementing onboard 
data compression. A description and performance analysis of a selected lossless compression 
algorithm will be given. It will be followed by the results of an ASIC development of this 
algorithm. Finally, a brief summary of our current efforts will be given. 
2 Systems Issues 
2.1 Glean Channel Requirement 
As pointed out in [2] of the last Data Compression Workshop held at Snowbird, April 11, 
1991, one characteristic of compressed data is its sensitivity to noise. That is, one bit in 
error can result in a burst of data errors during the reconstruction process. This sensitivity 
to noise results from the fact that most compression algorithms reconstruct data based 
on values from more than one sample. Specifically, it is apparent that for algorithms 
which perform Differential Pulse Code Modulation (DPCM) as a front end process, a 
reconstruction error will tend to propagate to the end of a packet. In general, a tradeoff 
exists between choosing a suitable packet length to match the telecommunication channel 
characteristics and the ease of interfacing instruments within a data system. However, the 
chanciel coding recommended by CCSDS employing a concatenated error control coding 
scheme of an outer Reed-Solomon (255, 223) code and a rate 112 convolutional inner code 
131, will provide a channel with bit error rate (BER) much lower than at SNR of 3 db. 
Operational use of this concatenated system should typically yield even lower error rate, 
far lower than the stated requirement of for the compressed data [2]. 
2.2 Buffer Location, Requirement and Channel EEciency 
Lossless data compression methods, by which redundancy is removed from the source data, 
result in variable length bit strings which can be packetized. The variable length CCSDS 
packets are first enclosed in fixed length MPDUs. These MPDUs are input to the VCA 
either synchronously or asynchronously as shown in Fig. 2. For the synchronous sampling 
by thle VCA: a MPDU packet consisting of either valid CCSDS packets or fill bits is passed 
to the VCA, at every sampling period t,. In this scheme, the smoothing buffer is provided 
at thie MPDU generator location. For the asynchronous sampling scheme: a MPDU is 
provided to the VCA only when it is filled with valid CCSDS packets. Therefore, the 
input to the VCA is sampled at variable time intervals which are a multiple t,, the CCSDS 
packet generation period. The constant downlink data rate is achieved by providing a 
buffer at  the VCA. The system sampling time t, is determined by the data rate allocated 
to a specific instrument, while the packet generation period t ,  relates to a sensor's data 
collection scheme. 
During data underflow, filled MPDUs for Fig. 2(a), or filled CVCDUs for Fig. 2(b), are 
generated to maintain constant link rate. This causes reduced channel utilization. 
For the smoothing buffer, its size requirement depends on the packet statistics. These 
effects have been simulated in a study [4] which shows that the long-term performance of 
both sampling strategies in Fig. 2 are similar. That is, the maximum buffer recluirement 
and the channel efficiency are comparable. An example is given in Fig. 3, which shows 
these effects as a function of the sampling ratio t,/t,. The result was obtained by assuming 
a packet source of Gaussian distribution of mean packet length 1 MPDU and a o- of 0.1, 
which is related to the variation in source statistics. The performance is characterized in 
terms of the buffer length requirement (in MPDUs) and average fill fraction. 
2.3 Recoverability 
As mentioned earlier, a channel error on the compressed data bits is likely to cause re- 
construction error that will also affect subsequent reconstructed data. This type of error 
propagation can be limited to the error within a single packet by employing a data corn- 
pression scheme that resets at the beginning of every packet. 
3 An. Adaptive Lossless Source Coding Algoridhmn 
In selecting a lossless compression algorithm for onboard applications, several criteria 
are considered: 
Adaptivity: Spacecraft sensor data are usually characterized by wide variation in the 
statistics. Representative data come from Earth observation data over clouds, ocean, 
land, or spectrograph data of solar activities, or star fields, or galaxies. i?i selected 
algorithm should compress data at near optimal rate when the scene changes (even 
for one instrument) to fully exploit the benefit of data compression. 
Ease of Implementation: For onboard implementation, an algorithm should require few 
processing steps, small memory, and insignificant power. 
The universal source coding scheme, devised by Rice [5] [6] [7] 181 [9] was selected. Its 
function and performance are described in the following. 
3.1 The Universal Source -ding Scheme 
The Rice algorithm is a structure that provides efficient performance over a broad range of 
source entropy. This universality is accomplished by adaptively selecting the best of several 
options of an easily implemented variable length coding algorithm on the basis of a block of 
input samples. The size of the block is a compromise between algorithm adaptivity and the 
necesstary overhead bits to identity algorithm options. Our earlier study has shown that a 
block size of 16 samples is optimal for most our test imagery. This block of input samples 
is pre-processed by first performing DPCM (or higher order prediction) and a mapping of 
the data into non-negative integers. A block diagram of the algorithm structure is provided 
in Fig. 4. One option of the algorithm codes these integers with a comma code, the other 
options are obtained by splitting a specified number of the least significant bits, k, off the 
integers, to be appended later to the comma code of the remaining most significant bits. 
These options are considered as coders running in parallel. The one that produces the least 
number of coding bits is selected and ID bits are generated to signal this option to the 
decoder . 
3.2 Opt imality of The Compression Algorithm 
In an earlier analysis [lo], it was shown that for source symbol sets having a Laplacian 
distribnution, the first option is equivalent to a class of Huffman code under the Humblet 
condition. The other split-sample options are shown to be equivalent to the Huffman codes 
of a slightly modified Laplacian symbol set, at integer symbol entropy levels. For NASA's 
applications, especially on imagery, for which the symbol probabilities after DPCM are well 
modelled as Laplacian, the practical result is simple and profound: the Nuffman code to 
use at each integer entropy value (k + 2) is the corresponding k split-sample option. 
The theoretical performance of these split-sample options on a Laplacian symbol set 
is given in Fig. 5. As more split-sample options are included in the coding structure, the 
performance curve will be extended in the upper-right direction following the same trend. 
A major advantage of this coding structure is that the codeword for each symbol is 
complietely specified by knowing its order in the integer symbol set. No codebooks are 
needed, this significantly simplifies onboard hardware implementation. 
3.3 Simulation and Comparison with Other Techniques 
A set of nine test imagery of 128x128 pixels, acquired from NASA image library and shown 
in Fig. 7, was compressed using the selected algorithm. The top two rows are 8-bit data 
while the bottom row has 12-bit AVIRIS test data. The results are given in Fig. 6. The 
efficacy of the algorithm is clearly demonstrated. 
In order to compare with other techniques, four other samples of University of Southern 
California (USC) 8-bit test images, shown in Fig. 8 are used. The results are listed in Tables 
1, 2 and 3 in terms of three performance parameters: percentage reduction, the compression 
ratio (CR), and total coding bytes. For the Ziv-Lampel (LZ) algorithm, the compress utility 
on UI\JIX system is used [I 11. The pack utility simulates the adaptive Huffman (AN in the 
Tables ) code. The arithmetic coding (denoted as ARi in the Tables) scheme is implemented 
using 1121. To provide a fair basis for comparison, we also include results obtained by using 
these techniques on the same pre-processed, i.e. DPCM+mapping, imagery. It is expected 
that this pre-processing will largely de-correlate data and increase the performance of the 
three other techniques with which we are comparing the Rice algorithm. For the LZ, AH 
and ARi techniques, the results are listed under columns marked as p+LZ, p+.AH and 
p+ARi. 
It should be noted that the results for the Rice algorithm include an 8-bit reference for 
every scanline and a 3-bit ID for every 16 samples. 
4 ASIC DevelopmellG 
An Application Specific Integrated Circuit (ASIC) chip set has been designed, fabricated 
and tested to perform the selected universal lossless compression algorithm [13] [14]. The 
general architecture follows Fig. 4. 
4.1 G ~ n e r a l  Descriptions of the Chip Set 
The algorithm lends itself to a high speed integrated circuit implementation because: 
1. The encoding process allows a highly pipelined architecture, and most of the clecoding 
process can be pipelined as well. 
2. Hardware can be shared inside the chips because the options are similar in structure. 
3. No external RAM is needed to store tables or statistics. 
4. No lookup tables are required on either the encoder or the decoder. The total on-chip 
RAM is only 320 bytes. 
To allow easy interface with an onboard data system such as depicted in Fig. '2, the 
coded bits are preceded by a header word containing the total number of coding bits. It 
will be stripped by the packetizer before being concatenated with other blocks into CCSDS 
packets. 
The default DPCM uses the previous value as a predictor, however, the design also 
allows an external reference to be used as predictor. The pre-processor functional module 
can also be by-passed completely to allow using only the entropy coding module. Because 
the encoder is designed to be able to operate continuously at the sample frequency, no 
sample buffer is needed to store scanlines. Features are also built in the decoder to prevent 
any decoding error induced by the channel noise to propagate to the next packet. 
In order to adapt to a variety of potential instruments, the current chip set is designed 
to handle 4-14 bits of digital data. A 4-bit ID is attached to every block of 16 coded 
samples. In addition, reference samples can be inserted at a user-specified interval. 
4.2 Chip Set Parameters 
The chip set has been designed in a 1 micron CMOS process for low power consumption 
and high data rate. The resulting die area for both encoder and decoder was only 5mrn on 
a side. Fig. 9 shows the chip plots for the encoder and decoder. 
The designed chip set was fabricated and tested on a Bewlett Packard BP82000 IC 
tester with parametric tests and functional tests that use over 100,000 vectors. Table 4 
lists its parameters. 
4 3  Flight Readiness 
The chip set, named Universal Source Encoder (USE) and Universal Source Decoder (USD) , 
was fabricated using the Hewlett Packard commercial process line which was tested to 
withstand a total radiation dose of up to 1 Mrad. The USE chip will undergo thermal 
cycles and a vibration test as part of chip qualification before possible launch. Meanwhile, 
a rad-hard version of the USE/USD chip set will be developed before being installed in the 
flight data system. 
5 Current Development Plan 
Currently, a testbed for the USE chip is being designed. This testbed includes pack- 
eiizer, xiultiplexer and interface to VCA on the encoder side. Plans have been made to 
perform end-to-end test through NASA's TDRSS and the NASCOM system, where the 
USD chip will be located to decode compressed data. 
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Table 1: Percentage reduction of files after compression 
girl 
baboon 
F16 
aerial 
Table 2: Compression ratio of each test image 
LZ 
28.48 
-4.79 
22.32 
9.42 
girl 
baboon 
F16 
aerial 
-- 
Table 3: Total number of coding bytes after compression 
AH 
18.80 
5.90 
14.50 
12.10 
LZ 
1.40 
0.95 
1.29 
1.10 
Table 4: Chip Set Summary 
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Designed Frequency 
Design Specs (wc process) 
Measured Lab Freq 
Lab Bit Rate N=14 
Power(2OMhz,5.5V,lOOpF+) 
Transistors 
Die Size 
Process 
Package 
ARi 
21.50 
7.75 
20.76 
13.72 
AH 
1.23 
1.06 
1.17 
1.14 
Encoder 
20 Mhz 
125C74.5V 
50+ Mhz 
700+ Mbits 
0.34 W 
36,487 
5mm X 5mm 
l.Oum CMOS 
84 pin PLCC 
p+LZ 
30.02 
-0.15 
32.04 
17.63 
ARi 
1.27 
1.08 
1.26 
1.16 
Decoder 
20 Mhz 
70C,4.75V 
50 Mhz 
350 Mbits 
0.24 W 
33,451 
5mm X 5m.m 
l.OuM CMOS 
84 pin PLCC 
p+AH 
39.40 
17.80 
40.20 
29.10 
p+LZ 
1.43 
1.00 
1.47 
1.21 
p+ARi 
40.23 
18.76 
41.65 
29.63 
p+AH 
1.65 
1.22 
1.67 
1.41 
Rice 
41.50 
18.44 
42.36 
29.95 
p+ARi 
1.67 
1.23 
1.71 
1.42 
Rice 
1.71 
1.23 
1.74 
1.43 
